Information Services banner Edinburgh Research Archive The University of Edinburgh crest

Edinburgh Research Archive >
Engineering, School of >
Engineering, School of >
Engineering thesis and dissertation collection >

Please use this identifier to cite or link to this item:

This item has been viewed 129 times in the last year. View Statistics

Files in This Item:

File Description SizeFormat
Thesis.zip34.56 MBUnknown
Gouveia2012.pdf13.93 MBAdobe PDFView/Open
Title: Asynchronous spike event coding scheme for programmable analogue arrays and its computational applications
Authors: Gouveia, Luiz Carlos Paiva
Supervisor(s): Hamilton, Alister
Henderson, Robert
Issue Date: 25-Jun-2012
Publisher: The University of Edinburgh
Abstract: This work is the result of the definition, design and evaluation of a novel method to interconnect the computational elements - commonly known as Configurable Analogue Blocks (CABs) - of a programmable analogue array. This method is proposed for total or partial replacement of the conventional methods due to serious limitations of the latter in terms of scalability. With this method, named Asynchronous Spike Event Coding (ASEC) scheme, analogue signals from CABs outputs are encoded as time instants (spike events) dependent upon those signals activity and are transmitted asynchronously by employing the Address Event Representation (AER) protocol. Power dissipation is dependent upon input signal activity and no spike events are generated when the input signal is constant. On-line, programmable computation is intrinsic to ASEC scheme and is performed without additional hardware. The ability of the communication scheme to perform computation enhances the computation power of the programmable analogue array. The design methodology and a CMOS implementation of the scheme are presented together with test results from prototype integrated circuits (ICs).
Sponsor(s): Engineering and Physical Sciences Research Council (EPSRC)
Keywords: programmable analogue circuits
event coding
analogue computation
VLSI design
Appears in Collections:Engineering thesis and dissertation collection

Items in ERA are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! Unless explicitly stated otherwise, all material is copyright © The University of Edinburgh 2013, and/or the original authors. Privacy and Cookies Policy