Now showing items 1-2 of 2

  • A Clustered VLIW Architecture Based on Queue Register Files 

    Fernandes, Marcio M (University of Edinburgh. College of Science and Engineering. School of Informatics., 1998-07)
    Instruction-level parallelism (ILP) is a set of hardware and software techniques that allow parallel execution of machine operations. Superscalar architectures rely most heavily upon hardware schemes to identify parallelism ...
  • Versatile Communication Cost Modelling for Multicomputer Task Scheduling 

    Boeres, Cristina (University of Edinburgh. College of Science and Engineering. School of Informatics., 1997-07)
    Programmers face daunting problems when attempting to design portable programs for multicomputers. This is mainly due to the huge variation in communication performance on the range of multicomputer platforms currently ...